================================================================================
Intel(R) Itanium 2(R) Processor-Based Server System SR9000MK4U
================================================================================
INTEL Enterprise Products and Services Division
Intel Corporation
2111 N.E. 25th Avenue, Hillsboro, OR 97124 USA
================================================================================
DATE    : May 2nd, 2007
TO      : Intel(R) Itanium 2(R) Processor-Based Server System customers
SUBJECT : Production Firmware Release notes
================================================================================
                           LEGAL INFORMATION
================================================================================

Information in this document is provided in connection with Intel products. 
No license, express or implied, by estoppel or otherwise, to any intellectual 
property rights is granted by this document. Except as provided in Intel's 
Terms and Conditions of Sale for such products, Intel assumes no liability 
whatsoever, and Intel disclaims any express or implied warranty, relating to 
sale and/or use of Intel products including liability or warranties relating 
to fitness for a particular purpose, merchantability, or infringement of any 
patent, copyright or other intellectual property right. Intel Corporation 
may have patents or pending patent applications, trademarks, copyrights, or
other intellectual property rights that relate to the presented subject matter.
The furnishing of documents and other materials and information does not 
provide any license, express or implied, by estoppel or otherwise, to any such
patents, trademarks, copyrights, or other intellectual property rights.  
Intel products are not intended for use in medical, life saving, or life 
sustaining applications. Intel may make changes to specifications and product
descriptions at any time, without notice.

Intel is a registered trademark of Intel Corporation. 

*Other names and brands are the property of their respective owners.

Copyright (C) 2007 Intel Corporation.

================================================================================
                              ABOUT THIS RELEASE
================================================================================
F/W component	Sub component		Revision
SAL F/W		
		SAL Version		04-09
		Built-in Drivers	FPSWA		1.12
					ESB2 LAN 	3.0.28
					SAS controller	2.00.14
					Management LAN	Built-in EFI driver
					VGA		8.5.26.0	
BMC F/W					03-28
		SDR Document Rev	1.1.1
Tools		Fwupdate		1.14

NOTE:
To update to new firmware 04-09_03-28, please use “fwupdate” tool revision 1.11 or later
(1.14 is the latest).
The Vpp controlling timings do not satisfy the FWH chip specification in “fwupdate”
1.10 or earlier version causing update errors occur on some boards. Please use
fwpudate revision 1.11 or later for all firmware revisions.


================================================================================
                           INSTALLATION NOTES
================================================================================
fwupdate.efi is a utility that allows SAL/BMC update and SDR write of CF-3e. The
tool fwupdate.efi is a shell command of EFI. 

To install the firmware:

1. Copy the included files onto a removevable media (USB key, CD-ROM, USB floppy 
disk)

2. From the Boot Manager Menu select the EFI Shell

3. Type 'map -r' and identify the file system for the removable media

4. Type 'cd fsX:' to change directories

5. Type 'fwupdate [file name]' to start the update. See below for other


See fwupdate.efi release notes for more detail on the utility

================================================================================
                            KNOWN ISSUES/WORKAROUNDS
================================================================================


#69 System fail due to Hot Plug operation at slot1

1.Problem:
Correctable errors are logged and the system is rebooted with MCA, if the card is
removed or added to slot1 in a Native Hot Plug environment (the issue has been
observed in the testing environment of Linux). This is from ESB2 Errata#69 (poisoned
Transaction Layer Protocol generated on PCI Express MSI Hot Plug interrupt).

2.Implication:
Native Hot Plug functions cannot be used, or slot1 is exception of Native Hot Plug 
operations.

3.Workaround
Please configure the OS to use ACPI Hot Plug.

4.Status
Specification will be changed as Native Hot Plug is not supported by SR9000MK4U system.


================================================================================
                              Change Logs
================================================================================
[[[BIOS-SAL F/W Change Log]]]


[04-09]
Change the memory mirroring option settings in system setup menu to be available only when actual memory configuration allows it.
Change the settings of ODT (on die termination) of DIMM at 533MHz operation.
Native PCI Hot Plug feature is disabled for specification change.
Fix for the memory mirror setting is cleared with password operation in system setup menu.
Enhance the speed of the firmware emergency recovery routine.
Fix for the boot failure with POST code =14h



[03-23]
Enhance the memory timing settings at 667MHz operations.
Enhance memory Hot Plug routine to work with NDC Pass3 chipset.
Fix for PCI card setup unable to control from USB keyboard.
Enhance error report routine to support PCI Native Hot Plug.
Fix for EFI hung up at particular USB storage device removal with "map -r" command.
PCI Native Hot Plug is support (ACPI OSHP method is added).
Modify ESB2 initialization codes as EDS.
Modify the message displayed in EFI setup menu. The message to confirm SEL clear
operation was grammatically wrong. 
Fix for LPE11002 Machine Check Errors During Hot Replace. Also unnecessary SEL logging
of SLOT recoverable error is fixed.
Fix for the Type 17 SMBIOS memory information entry incorrectly labels speed at 400MHz.


[03-21]
Fix for boot hang-up caused from an inadequate controlling of FW Hub chip.
ESB2 HPET Timer supported.
Addressed LSISAS3442E-R is not recognized at specific slots.
Addressed PCI Hot plug cards slot is not powered on after the reset cycle, if the 
cards are added at system power on status. Affects SR9000MK4U only.
Fix MCA error record header severity to "fatal" at processor state parameter reports
"uncontained storage damage (psp.us=1)
Fix for USB process error at booting cause of intermittent system hang up.
Fix for EFI hung up at USB storage removal with "map -r" command.
Correction to the wrong error location indication at the SEL of PCI-X slot Uncorrectable
Error.
Fix for EFI system hung up at multiple USB devices detachment.
Support remote KVM CD-ROM mount function at EFI environment.
Enhancement in internal algorithm of FWH update.
Modified memory 1bit error recovery procedure of memory scrubbing.

[03-12]
Fixed a problem that the system may not automatically reset after completion of OS_MCA
processing.
Fixed unexpected warning messages at PCI Hot-Remove on Linux.


[03-09]
Added Max_Payload_Size setup on PCI Express Hot-Add.
Addressed errors on unused PCI-PCI bridges in Windows Device Manager and Event Log.
SATA configuration option is now hidden.
Updated onboard SAS driver to version 2.00.14.
Addressed POST video display corruption when some particular PCI cards are installed.
Corrected the spelling of “Return” from “Power On Option” in system setup.
Main board is now called “Main Board” instead of “Board” in System Information screen
Addressed machine check on PCI Express Hot-Plug.
Fixed incorrect GUID display in EFI Boot Maintenance Menu.
Addressed Linux installation failure with SATA configured in AHCI mode.
Modified the priority of I/O error cause analysis by machine check handler.
Fixed the routing information of interrupts raised by Root Ports.
Addressed incorrect ECC generation by processor for poison data.

[03-07]
Fixed issue where DHCP cannot be used for BMC IP address settings
Addressed the modification in system setup menu related Hyper threading options

[03-06]
Addressed the problem that intermittent hung up occurs at POST 98.
Addressed system reset on Linux when a continuable local MCA is caused by a corrected cache error.
PCI Express Max Payload Size tuning supported.
Fixed incorrect processor speed and cache size in SMBIOS Type 4 and 7 record respectively.
Fixed incorrect processor cache size displayed in POST message.
Addressed the problem that NVM area in FWH is not correctly copied on firmware update.
Addressed system hang-up when all the populated DIMMs are failed at boot-time memory test.
Added SEL indicating no more redundant chip on boot-time memory chip sparing.
Fixed incorrect processor name displayed in POST message.
Addressed missing SATA HDD model name display in POST message when only HDD bay 1 is populated.
Addressed PCIe Unsupported Request error reported while system boot.
Addressed USB host controller initialization failure if it’s in global suspend mode.
Addressed recognition failure of Remote KVM Card’s virtual FD in EFI environment.
Addressed empty SATA setup menu displayed for models without SATA support.
Fixed interrupt routing information for ESB2 SATA controller.
Addressed assert failure messages in EFI boot when SATA is in AHCI mode.
Supported After Power Failure setup option
Addressed intermittent hangs in USB initialization executed in POST 98.
Supported SCSI command compatible USB Mass Storage Class devices.

[03-01]	
PCI-X slot performance enhancement implemented.
Correction to the matter that DHCP cannot be used for BMC IP address settings.



[[[BMC F/W Change Log]]]

[03-28]
NDC3 FSB IO driver characteristics settings are enhanced to increase the margin of voltage and frequency to support FSB667MHz in 4U system.

[03-26]
If FSB 667 CPU mounted on NDC pass2 product, FSB frequency is limited to 533MHz. Also, "Warning" SEL will be logged.
Modify PCI-express initialization for NDC pass3 chipset.
Modify inter node bus latency to enhance the performance (affects FSB533MHz only).
Modify error detection routine to support MMR Hot Plug on Pass 3 chipset.

[03-22]
Adjust the chipset internal timeout period. (Re-adjustment)
Improve CPU configuration error detection. Multiple error SELs are logged when more than one processor type is different from reference (the first detected CPU or smallest socket number). 
Chipset configuration to enable ESB2 HPET timer
Enhance voltage margin settings for factory testing
Add SEL and POST code to detect PCI riser absence
Enhance FAN controlling algorism and error thresholds of environmental temperature monitoring.
Enhance FSB slew rate for 667MHz operation.
Modify access to FPGA working register area for fix the boot error in margin testing.
Enhance FSB slew rate for 533MHz operation.

[03-14]
Changed the upper thresholds of environment temperature warning.

[03-13]
Modify FSB setting for reproduction motherboard.
Correct method of calibrating temperature of processor.
Correct POST-code of D7 command of BMC console to be always-displaying two digits.
Add adjustment mode to BMC console.
Improve condition of detecting hanging up of BMC.
Improve processing that recovers error of IPMB.

[03-11]
BMC console D7 (Display 7seg) command supported.
COM port input sequence that enables BMC console supported.
Correction to the false CPU type error reporting, when CPU core frequency is 1420MHz.
Supported command line history in BMC console.

[03-07]
Remote KVM board configuration interface supported.
Modify Node Controller mode to improve performance.


[END OF RELEASE NOTES]
