

# Am29PL131

Field-Programmable Controller (FPC)



Am29PL131

## ADVANCE INFORMATION

### DISTINCTIVE CHARACTERISTICS

- Implements complex state machines
- 7 conditional registered inputs, 12 outputs
- 64-word by 28-bit PROM
- Up to 15-MHz clock rate, 24-pin (0.3" wide) DIP
- Instruction set compatible with Am29PL141
- 29 instructions
  - Conditional branching
  - Conditional looping
  - Conditional subroutine call
  - Multiway branch

### GENERAL DESCRIPTION


The Am29PL131 is a single-chip Field-Programmable Controller (FPC) that allows implementation of complex state machines and controllers by programming the appropriate sequence of instructions. Jumps, loops, and subroutine calls, conditionally executed based on the test inputs, provide the designer with powerful control flow primitives.

Intelligent control may be distributed throughout the system by using FPCs to control the various self-contained func-

tional units, such as register file/ALU, I/O, interrupt, diagnostic, and bus control units.

An address sequencer, the heart of the FPC, provides the address to an internal 64-word by 28-bit PROM. The fuse programming algorithm is almost identical to that used for AMD's Programmable Array Logic family.

### SIMPLIFIED BLOCK DIAGRAM




BD007580

## RELATED AMD PRODUCTS

Part No.	Description
Am29114	8-Level Real-Time Interrupt Controller (Expandable)
Am29116	16-Bit Bipolar Microprocessor (Supports 100 ns System Cycle Time)
Am29116A	High-Performance Version of the Am29116
Am29C116/-1/-2	CMOS Version of Am29116, Speed Selects
Am29117	2-Port Version of the Am29116
Am29C117	CMOS Version of the Am29117
Am29118	8-Bit Am29116 I/O Support
Am29130	16-Bit Barrel Shifter (Expandable)
Am2914	Vectored Priority Interrupt Controller
Am29PL141	64-Word PROM Field-Programmable Controller
Am29LPL141	Low-Power Version of the Am29PL141
Am29CPL141	CMOS 64-Word EPROM Version of the Am29PL141
Am29PL142	128-Word PROM Field-Programmable Controller
Am29CPL144	CMOS 512-Word EPROM Field-Programmable Controller
Am2940	DMA Address Generator


**CONNECTION DIAGRAM**  
Top View



CD011210


Note: Pin 1 is marked for orientation.

**LOGIC SYMBOL**



LS003101

**METALLIZATION AND PAD LAYOUT**



Die Size: 0.325" x 0.140"

Gate Count: 600 Equivalent Gates and 64 x 28 of PROM

## ORDERING INFORMATION

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- a. Device Number**
- b. Speed Option** (if applicable)
- c. Package Type**
- d. Temperature Range**
- e. Optional Processing**

AM29PL131

D

C

B

**e. OPTIONAL PROCESSING**  
 Blank = Standard processing  
 B = Burn-in

**d. TEMPERATURE RANGE**  
 C = Commercial (0 to +70°C)\*

**c. PACKAGE TYPE**  
 D = 24-Pin Slim Ceramic DIP (CD3024)

**b. SPEED OPTION**  
 Not Applicable

**a. DEVICE NUMBER/DESCRIPTION**  
 Am29PL131  
 Field-Programmable Controller (FPC)

Valid Combinations	
AM29PL131	DC, DCB

#### Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

## MILITARY ORDERING INFORMATION

### APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of:

- a. Device Number**
- b. Speed Option** (if applicable)
- c. Device Class**
- d. Package Type**
- e. Lead Finish**



Valid Combinations	
AM29PL131	/BXA

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

#### Group A Tests

Group A tests consists of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

## PIN DESCRIPTION

### CC Condition Code-TEST (Input)

The internally synchronized condition-code test input is selected through the 3-bit test-condition-select field.

### CLK Clock (Input)

The rising edge of the clock latches the program counter, count register, subroutine register, pipeline register, test-input register, CC register, and EQ flag.

### P[11:8] (Outputs)

The upper four general-purpose control outputs are permanently enabled.

### P[7:0] (Outputs)

The lower eight general-purpose control outputs are enabled by the OE bit from the instruction pipeline register.

When OE is HIGH, these outputs are enabled; when LOW, they are three-stated.

### **RESET Internally Synchronized Reset (Input; Active LOW)**

$\overline{\text{RESET}}$  is latched internally on the first rising edge of the clock after it goes LOW. During the first clock cycle, the PC MUX is set to all ones (address 63). On the next rising edge of the clock, the program-memory contents at location 63 are loaded into the pipeline register. The EQ flag is also cleared at this time.

### **T[5:0] Internally Synchronized Test (Inputs)**

In conditional instructions, these inputs are selected according to the 3-bit test-condition-select field. Inputs  $\overline{\text{T}}(5:0)$  can also be used either as a branch address or as a value to be loaded into CREG, depending on the instruction.

## FUNCTIONAL DESCRIPTION

Figure 1, the detailed block diagram of the Am29PL131 FPC, shows logic blocks and interconnecting buses that permit parallel performance of different operations in a single instruction. The FPC consists of four main logic blocks: the program memory, address control logic, condition code selection logic, and instruction decode.


The program memory contains the user-defined instruction flow and output sequence. The address control logic addresses the program memory. This control logic supports high-level instruction functions including conditional branches, subroutine calls and returns, loops, and multiway branches. The condition code selection logic selects the condition code input to be tested when a conditional instruction is executed. The polarity of the selected condition code input is controlled by the POL bit in the microword. The instruction decode generates the control signals necessary to perform the

instruction specified by the instruction part (P[27:12]) of the microword.

## Program Memory

The FPC program memory is a 64-word by 28-bit PROM with a 28-bit pipeline register at its output. The upper 16 bits (P[27:12]) of the pipeline register are internal to the FPC and form the instruction to control address sequencing. The format for instructions is: a 1-bit synchronous Output Enable OE, a 5-bit OPCODE, a 1-bit test polarity select POL, a 3-bit TEST condition select field, and a 6-bit immediate DATA field. The DATA field is used to provide branch addresses, test input masks, and counter values.

The lower 12 bits (P[11:0]) of the pipeline register are brought out as user-defined, general purpose control outputs. The lower eight control outputs (P[7:0]) are three-stated when OE is programmed as a LOW. The upper four control bits (P[11:8]) are always enabled.



BD007572

Figure 1. Am29PL131 Detailed Block Diagram

## Address Control Logic

The address control logic consists of five smaller logic blocks. These are:

- PC MUX – Program counter multiplexer
- P CNTR – Program counter (PC) and incrementer (PC + 1)
- SUBREG – Subroutine register (SREG) with subroutine mux (S MUX)
- CNTR – Count register (CREG) with counter mux (C MUX), decrementer (COUNTER-1), and zero detect
- GOTO – Specialized branch control logic

The PC MUX is a 6-bit, 4-to-1 multiplexer. It selects either the PC, PC+1, SREG, or GOTO output as the next microaddress input to the Program Memory and to the PC. The PC thus always contains the address of the instruction in the pipeline register. On the rising edge of the clock after RESET goes LOW, the PC MUX output is forced to all ones, selecting location 63 of the Program Memory.

The P CNTR block consists of a 6-bit register (PC) driving a 6-bit combinatorial incrementer (PC+1). Either the present or the incremented values of PC can address the Program Memory. The incremented value of PC can be saved as a subroutine return address. The present PC value can address the Program Memory when waiting for a condition to become valid. PC+1 addresses the Program Memory for sequential program flow and for unconditional instructions.

The SUBREG block consists of a 6-bit, 3-to-1 multiplexer (S MUX) driving a 6-bit register (SREG). The three possible SREG inputs are PC+1, CREG, and SREG. SREG normally operates as a 1-deep stack to save subroutine return addresses. PC+1 is the input source when performing subroutine calls, and PC MUX is the output destination when performing return from subroutine.

The CNTR block consists of a 6-bit, 4-to-1 multiplexer (C MUX); driving a 6-bit register (CREG); a 6-bit, combinatorial decrementer (COUNTER-1); and a zero-detection circuit. The CNTR logic block is typically used for timing functions and iterative loop counting.

The SUBREG and CNTR can be considered as one logic block because of their unique interaction. Both have the other as an additional input source and output destination. The CREG can therefore be an additional stack location when not used for counting, and the SREG can be a nested-count

location when not used as a stack location. Thus the SREG and CREG can operate in three different modes:

- 1) As a separate 1-deep stack and counter.
- 2) As a 2-deep stack.
- 3) As a 2-deep nested counter.

The GOTO logic block serves three functions:

- 1) It provides a 6-bit count value from the DATA field in the pipeline register (P[17:12]) or from the TEST inputs (T[5:0]) masked by the DATA field (P[17:12]). This is represented by T\*M.
- 2) It provides a branch address from the DATA field in the pipeline register (P[17:12]) or from the TEST inputs (T[5:0]) masked by the DATA field (P[17:12]). This is represented by T\*M.
- 3) It compares the TEST inputs: T[5:0] masked by the DATA field (P[17:12]), called T\*M, to the CONSTANT field from the pipeline register (P[23:18]). If a match occurs, the EQ flip-flop is set. EQ remains unchanged if there is no match. Constant field bits that correspond to masked test bits must be zero.

The EQ flag can be tested by the condition code selection logic. Multiple tests of any group of T inputs in a manner analogous to sum-of-products can be performed since a no-match comparison does not reset the EQ flag. Any conditional branch on EQ will reset the EQ flag. Conditional returns on EQ will not change the EQ flag. RESET input LOW will reset the EQ flag.

NOTE: A zero in the DATA field blocks the corresponding bit in the TEST field; a one activates the corresponding bit.

The constant field bits that correspond to masked test field bits must be zero. A zero is substituted for masked test field bits. The 'POL' bit is a "don't care" when using test inputs to load registers.

## Condition Code Selection Logic

The condition code selection logic consists of an 8-to-1 multiplexer. The eight test condition inputs are the device inputs, CC, T[5:0], and the EQ flag. The TEST field (P[20:18]) selects one of the eight conditions to test.


The polarity bit POL in the instructions allows the user to test for either a true or false condition. Refer to Table 1 for details.

## Instruction Decode

The instruction decoder is a PLA that generates the control for 29 different instructions. The decoder inputs include the OPCODE field (P[26:22]), the zero detection output from the CNTR, and the selected test condition code from the condition code selection logic.



### Am29PL131 General Instruction Format



WHERE:

- OE = Synchronous Output Enable for P[7:0].
- OPCODE = A 5-bit opcode field for selecting one of the 28 single-data-field instructions.
- POL = A 1-bit test condition polarity select.  
0 = Test for true (HIGH) condition.  
1 = Test for false (LOW) condition.
- TEST = A 3-bit test condition select.

#### TEST[2:0]

#### UNDER TEST

000	T[0]
001	T[1]
010	T[2]
011	T[3]
100	T[4]
101	T[5]
110	CC
111	EQ

- DATA = A 6-bit conditional branch address, test input mask, or counter value field designated as PL in instruction mnemonics.

### Am29PL131 Comparison Instruction Format



WHERE:

- OE = Synchronous Output Enable for P[7:0].
- OPCODE = Compare instruction (binary 100).
- CONSTANT = A 6-bit constant for equal to comparison with T\*M.
- DATA = A 6-bit mask field for masking the incoming T[5:0] inputs.

**TABLE 1.**

Input Condition Being Tested	POL	Condition
0	0	Fail
0	1	Pass
1	0	Pass
1	1	Fail

# Am29PL131 INSTRUCTION SET DEFINITION

- = Other instruction
- = Instruction being described
- O = Register in part

P = Test Pass  
 F = Test Fail  
 X, Y are arbitrary values in the CREG or SREG

Opcode	Mnemonic	Description	Execution Example	Register Transfer Description
19	GOTOPL	<p><b>IF (cond) THEN GOTO PL (data)</b>                      Conditional branch to the address in the PL (DATA field). The EQ flag will be reset if the test field selects it and the condition passes.</p>	<p>The diagram shows a vertical sequence of PC values: 30, 31, 40, 41. At PC 30, a test field 'F' is shown. At PC 31, a test field 'P' is shown. An arrow labeled 'PL (DATA)' points from PC 31 to PC 40. Another arrow points from PC 31 to PC 41.</p>	<p>If ( cond = true ) Then                      PC = PL(data)                      Else                      PC = PC + 1</p>
0B	GOTOPLZ	<p><b>IF (CREG = 0) THEN GOTO PL (data)</b>                      Conditional branch to the address in the PL (DATA field) when CREG is equal to zero. This instruction does not depend on the pass/fail condition. The EQ flag will be reset if the test field selects it and the CREG is equal to zero.</p>	<p>The diagram shows a vertical sequence of PC values: 30, 31, 32, 33, 40, 41, 42. At PC 31, a test field 'P' is shown. An arrow labeled 'PL (DATA)' points from PC 31 to PC 40. Another arrow points from PC 31 to PC 41. Labels 'CREG = 0' and 'CREG ≠ 0' are placed above the arrows.</p>	<p>If ( CREG = 0 ) Then                      PC = PL(data)                      Else                      PC = PC + 1</p>
0F	GOTOTM	<p><b>IF (cond) THEN GOTO TM (data)</b>                      Conditional branch to the address defined by the T*M (T[5:0] under bitwise mask from the DATA field). This instruction is intended for multiway branches. The EQ flag will be reset if the test field selects it and the condition passes.</p>	<p>The diagram shows a vertical sequence of PC values: 30, 31, 32, 40, 41. At PC 30, a test field 'F' is shown. At PC 31, a test field 'P' is shown. An arrow labeled 'T*M' points from PC 31 to PC 10. Another arrow labeled 'PL (DATA)' points from PC 31 to PC 20. Other arrows point from PC 31 to PC 11, 21, 40, and 41.</p>	<p>If ( cond = true ) Then                      PC = T*M                      Else                      PC = PC + 1</p>
18	FORK	<p><b>IF (cond) THEN GOTO PL (data) ELSE GOTO (SREG)</b>                      Conditional branch to the address in the PL (DATA field) or the SREG. A branch to PL is taken if the condition is true and a branch to SREG if false. The EQ flag will be reset if the test field selects it and the condition passes.</p>	<p>The diagram shows a vertical sequence of PC values: 30, 31, 40, 41, 50, 51. At PC 30, a test field 'F' is shown. At PC 31, a test field 'P' is shown. An arrow labeled 'PL (DATA)' points from PC 31 to PC 40. Another arrow labeled 'SREG' points from PC 31 to PC 50. A third arrow points from PC 31 to PC 41.</p>	<p>If ( cond = true ) Then                      PC = PL(data)                      Else                      PC = SREG</p>

Opcode	Mnemonic	Description	Execution Example	Register Transfer Description
1C	CALPL	<p><b>IF (cond) THEN CALL PL (data)</b>            Conditional jump to subroutine at the address in the PL (DATA field). The PC + 1 is pushed into the SREG as the return address. The EQ flag will be reset if the test field selects it and the condition passes.</p>	<p>Diagram for opcode 1C: PC starts at 30. SREG is 32. PL (DATA) is 40. PL (DATA) is 41. EQ flag (F) is reset. PC is updated to 42.</p>	<pre>           If ( cond = true ) Then             SREG = PC + 1             PC   = PL(data)           Else             PC   = PC + 1           </pre>
1D	CALPLN	<p><b>IF (cond) THEN CALL PL (data), NESTED</b>            Conditional jump to subroutine at the address in the PL (DATA field) nested. The SREG and CREG are treated as a two-deep stack, the PC + 1 is pushed into the SREG as the return address, and the previous SREG value is transferred into the CREG as a nested return address. The EQ flag will be reset if the test field selects it and the condition passes.</p>	<p>Diagram for opcode 1D: PC starts at 30. SREG is 32. CREG is 43. PL (DATA) is 40. PL (DATA) is 41. EQ flag (F) is reset. PC is updated to 42.</p>	<pre>           If ( cond = true ) Then             CREG = SREG             SREG = PC + 1             PC   = PL(data)           Else             PC   = PC + 1           </pre>
1E	CALTM	<p><b>IF (cond) THEN CALL TM (data)</b>            Conditional jump to subroutine at the address specified by the T*M (T[5:0] under bitwise mask from the DATA field). The PC + 1 is pushed into the SREG as the return address. The EQ flag will be reset if the test field selects it and the condition passes.</p>	<p>Diagram for opcode 1E: PC starts at 30. SREG is 32. T*M is 40. T*M is 41. EQ flag (F) is reset. PC is updated to 42.</p>	<pre>           If ( cond = true ) Then             SREG = PC + 1             PC   = T*M           Else             PC   = PC + 1           </pre>
1F	CALTMN	<p><b>IF (cond) THEN CALL TM (data), NESTED</b>            Conditional jump to subroutine at the address specified by the T*M (T[5:0] under bitwise mask from the DATA field) nested. The PC + 1 is pushed into the SREG as the return address and the previous SREG value is transferred into the CREG as a nested return address. The EQ flag will be reset if the test field selects it and the condition passes.</p>	<p>Diagram for opcode 1F: PC starts at 30. SREG is 32. CREG is 43. T*M is 40. T*M is 41. EQ flag (F) is reset. PC is updated to 42.</p>	<pre>           If ( cond = true ) Then             CREG = SREG             SREG = PC + 1             PC   = T*M           Else             PC   = PC + 1           </pre>

Opcode	Mnemonic	Description	Execution Example	Register Transfer Description
04	LDPL	<b>IF (cond) THEN LOAD PL (data)</b> Conditional Load the CREG from the PL (DATA field).		<pre> If ( cond = true ) Then   CREG = PL(data)   PC = PC + 1 Else   PC = PC + 1 </pre>
			PF001512	
05	LDPLN	<b>IF (cond) THEN LOAD PL (data), NESTED</b> Conditional load the CREG from the PL (DATA field) nested. The CREG and SREG are treated as a two-deep nested count register, the previous CREG value is pushed into the SREG as a nested count, and the CREG is loaded from PL.		<pre> If ( cond = true ) Then   SREG = CREG   CREG = PL(data)   PC = PC + 1 Else   PC = PC + 1 </pre>
			PF001501	
06	LDTM	<b>IF (cond) THEN LOAD TM (data)</b> Conditional load the CREG from the T*M (T[5:0] inputs under bitwise mask from the DATA field).		<pre> If ( cond = true ) Then   CREG = T*M   PC = PC + 1 Else   PC = PC + 1 </pre>
			PF001522	
07	LDTMN	<b>IF (cond) THEN LOAD TM (data), NESTED</b> Conditional load the CREG from the T*M (T[5:0] inputs under bitwise mask from the DATA field) nested. The SREG and CREG are treated as a two-deep nested count register, the previous CREG value is transferred into the SREG, and the CREG is loaded from T*M.		<pre> If ( cond = true ) Then   SREG = CREG   CREG = T*M   PC = PC + 1 Else   PC = PC + 1 </pre>
			PF001531	

Opcode	Mnemonic	Description	Execution Example	Register Transfer Description
15	PSH	<b>IF (cond) THEN PUSH</b> Conditional push the PC + 1 into the SREG.		<pre> If ( cond = true ) Then   SREG = PC + 1   PC = PC + 1 Else   PC = PC + 1 </pre>
17	PSHN	<b>IF (cond) THEN PUSH, NESTED</b> Conditional push the PC + 1 into the SREG nested. This microinstruction treats the SREG and CREG as a two-deep stack, PC + 1 is pushed into SREG, and the previous value in SREG is transferred into the CREG.		<pre> If ( cond = true ) Then   CREG = SREG   SREG = PC + 1   PC = PC + 1 Else   PC = PC + 1 </pre>
14	PSHPL	<b>IF (cond) THEN PUSH, LOAD PL (data)</b> Conditional push the PC + 1 into the SREG and load the CREG from the PL (DATA field).		<pre> If ( cond = true ) Then   CREG = PL(data)   SREG = PC + 1   PC = PC + 1 Else   PC = PC + 1 </pre>
16	PSHTM	<b>IF (cond) THEN PUSH, LOAD TM (data)</b> Conditional push the PC + 1 into the SREG and load the CREG from the T*M (T[5:0] under bitwise mask from the DATA field).		<pre> If ( cond = true ) Then   CREG = T*M   SREG = PC + 1   PC = PC + 1 Else   PC = PC + 1 </pre>

Opcode	Mnemonic	Description	Execution Example	Register Transfer Description
02	RET	<b>IF (cond) THEN RET</b> Conditional return from subroutine. The SREG provides the return from subroutine address.		If ( cond = true ) Then PC = SREG Else PC = PC + 1
03	RETN	<b>IF (cond) THEN RET, NESTED</b> Conditional return from nested subroutine. This instruction treats the SREG and CREG as a two-deep stack providing the SREG value as a return address, and the CREG value as a nested return address that is transferred into the SREG.		If ( cond = true ) Then PC = SREG SREG = CREG Else PC = PC + 1
00	RETPL	<b>IF (cond) THEN RET, LOAD PL (data)</b> Conditional return from subroutine and load the CREG from the PL (DATA field). The SREG provides the return from subroutine address.		If ( cond = true ) Then CREG = PL(data) PC = SREG Else PC = PC + 1
01	RETPLN	<b>IF (cond) THEN RET NESTED, LOAD PL (data)</b> Conditional return from nested subroutine and load the CREG from the PL (DATA field). This instruction treats the SREG and CREG as a two-deep stack providing the SREG value as a return address, and the CREG value as a nested return address that is transferred into the SREG. The CREG is loaded from the PL (DATA) field.		If ( cond = true ) Then PC = SREG SREG = CREG CREG = PL(data) Else PC = PC + 1

Opcode	Mnemonic	Description	Execution Example	Register Transfer Description
09	DEC	<b>IF (cond) THEN DEC</b> Conditional decrement of the CREG.		<pre> If ( cond = true ) Then   CREG = CREG - 1   PC = PC + 1 Else   PC = PC + 1 </pre>
0C	DECPL	<b>WHILE (CREG &lt;&gt; 0) WAIT ELSE LOAD PL (data)</b> Conditional Hold until the counter is equal to zero, then load CREG from the PL (DATA field). This instruction is intended for timing waveform generation. If the CREG is not equal to zero, the same instruction is refetched while CREG is decremented. Timing is complete when the CREG is equal to zero, causing the next instruction to be fetched and the CREG to be reloaded from PL. This instruction does not depend on the pass/fail condition.		<pre> While ( CREG &lt;&gt; 0 )   CREG = CREG - 1   PC = PC End While CREG = PL(data) PC = PC + 1 </pre>
0E	DECTM	<b>WHILE (CREG &lt;&gt; 0) WAIT ELSE LOAD TM (data)</b> Conditional Hold until the counter is equal to zero, then load CREG from the T*M (T[5:0] under bitwise mask from the DATA field). This instruction is intended for timing waveform generation. If the CREG is not equal to zero, the same instruction is refetched while the CREG is decremented. Timing is complete when the CREG is equal to zero, causing the next instruction to be fetched and the CREG to be reloaded from T*M. This instruction does not depend on the pass/fail condition.		<pre> While ( CREG &lt;&gt; 0 )   CREG = CREG - 1   PC = PC End While CREG = T*M PC = PC + 1 </pre>
1B	DECGOPL	<b>IF (cond) THEN GOTO PL (data) ELSE WHILE (CREG &lt;&gt; 0) WAIT</b> Conditional Hold/Count. The current instruction will be refetched and the CREG decremented until the condition under test becomes true or the counter is equal to zero. If the condition becomes true, a branch to the address in the PL (DATA field) is executed. If the counter becomes zero without the condition becoming true, a CONTINUE is executed. The EQ flag will be reset if the test field passes.		<pre> While ( cond = false )   If ( CREG &lt;&gt; 0 )     CREG = CREG - 1     PC = PC   Else     PC = PC + 1   End While PC = PL(data) </pre>

Opcode	Mnemonic	Description	Execution Example	Register Transfer Description
1A	WAIT	<p><b>IF (cond) THEN GOTO PL (data) ELSE WAIT</b></p> <p>Conditional Hold. The current instruction will be refetched and executed until the condition under test becomes true. When true, a branch to the address in the PL (DATA field) is executed. The EQ flag will be reset if the test field selects it and the condition passes.</p>	<p style="text-align: right;">PF001860</p>	<p>If ( cond = true ) Then PC = PL(data)</p> <p>Else PC = PC</p>
08	LPPL	<p><b>WHILE (CREG &lt;&gt; 0) LOOP TO PL (data)</b></p> <p>Conditional loop to the address in the PL (DATA field). This instruction is intended to be placed at the bottom of an iterative loop. If the CREG is not equal to zero, it is decremented (signifying completion of an iteration), and a branch to the PL address (top of the loop) is executed. If the CREG is equal to zero, looping is complete and the next sequential instruction is executed. This instruction does not depend on the pass/fail condition. The EQ flag will be reset if the test field selects it and CREG is not equal to zero.</p>	<p style="text-align: right;">PF001672</p>	<p>While ( CREG &lt;&gt; 0 ) CREG = CREG - 1 PC = PL (data) End While PC = PC + 1</p>
0A	LPPLN	<p><b>WHILE (CREG &lt;&gt; 0) LOOP TO PL (data) ELSE NEST</b></p> <p>Conditional loop to the address in the PL (DATA field) nested. The SREG and CREG are treated as a two-deep nested count register, and the instruction is intended to be placed at the bottom of an "inner-nested" iterative loop. If the CREG is not equal to zero, the CREG is decremented (signifying completion of an iteration), and a branch to the PL address (top of the loop) is executed. If the CREG is equal to zero, the inner loop is complete, and the count value for the outer loop is transferred from the SREG into the CREG. This instruction does not depend on the pass/fail condition. The EQ flag will be reset if the test field selects it and CREG is not equal to zero.</p>	<p style="text-align: right;">PF001681</p>	<p>While ( CREG &lt;&gt; 0 ) CREG = CREG - 1 PC = PL(data) End While CREG = SREG PC = PC + 1</p>



Opcode	Mnemonic	Description	Execution Example	Register Transfer Description
0D	CONT	<b>CONTINUE</b> The next sequential instruction is fetched unconditionally.	<pre>           graph TD             30((30)) --&gt; 31((31))             31 --&gt; 32((32))           </pre>	PC = PC + 1
10 - 13 (100XX binary)	CMP	<b>CMP TM (data) TO PL (data)</b> This instruction performs bitwise exclusive-or of T*M (T[5:0] under bitwise mask from the DATA field) with CONSTANT (P[23:18]). If T*M equals CONSTANT, the EQ flag is set to one, which may be branched on in a following instruction. If not equal, the EQ flag is unaffected. This allows sequences of compares, in a manner analogous to sum-of-products, to be performed which can be followed by a single conditional branch if one or more of the comparisons are true. Note: The EQ flag is set to zero on reset or when EQ is selected as the test condition in a branch. Conditional returns on EQ leave the flag unchanged. <b>Constant field bits that correspond to masked test field bits must be zero.</b> This instruction does not depend on the pass/fail condition.	<pre>           graph TD             30((30)) --&gt; 31((31))             31 --&gt; EQ((SET EQ FLAG))             EQ --&gt; 32((32))             31 --&gt; 32             32 --&gt; 33((33))           </pre>	Compare T*M and PL(data) $EQ = ((T[5:0] \text{ .AND. DATA}) \text{ .XNOR. CONSTANT}) \text{ .OR. EQ}$
PF001701				

## INSTRUCTIONS BASED ON TEST CONDITIONS

Opcode	Mnemonic	Assembler Statement	Condition Pass				Condition Fail				Notes
			PC MUX	STACK	CREG	EQ FLAG	PC MUX	STACK	CREG	EQ FLAG	
00	RETPL	IF (cond) THEN RET, LOAD PL (data)	SREG	Hold	Load PL	NC	PC + 1	Hold	Hold	NC	
01	RETPLN	IF (cond) THEN RET NESTED, LOAD PL (data)	SREG	Load CREG	Load PL	NC	PC + 1	Hold	Hold	NC	
02	RET	IF (cond) THEN RET	SREG	Hold	Hold	NC	PC + 1	Hold	Hold	NC	
03	RETN	IF (cond) THEN RET, NESTED	SREG	Load CREG	Hold	NC	PC + 1	Hold	Hold	NC	
04	LDPL	IF (cond) THEN LOAD PL (data)	PC + 1	Hold	Load PL	NC	PC + 1	Hold	Hold	NC	
05	LDPLN	IF (cond) THEN LOAD PL (data), NESTED	PC + 1	Load CREG	Load PL	NC	PC + 1	Hold	Hold	NC	
06	LDTM	IF (cond) THEN LOAD TM (data)	PC + 1	Hold	Load TM	NC	PC + 1	Hold	Hold	NC	
07	LDTMN	IF (cond) THEN LOAD TM (data), NESTED	PC + 1	Load CREG	Load TM	NC	PC + 1	Hold	Hold	NC	
09	DEC	IF (cond) THEN DEC	PC + 1	Hold	DEC	NC	PC + 1	Hold	Hold	NC	
0F	GOTOTM	IF (cond) THEN GOTO TM (data)	TM	Hold	Hold	Reset	PC + 1	Hold	Hold	NC	1
14	PSHPL	IF (cond) THEN PUSH, LOAD PL (data)	PC + 1	PC + 1	Load PL	NC	PC + 1	Hold	Hold	NC	
15	PSH	IF (cond) THEN PUSH	PC + 1	PC + 1	Hold	NC	PC + 1	Hold	Hold	NC	
16	PSHTM	IF (cond) THEN PUSH, LOAD TM (data)	PC + 1	PC + 1	Load TM	NC	PC + 1	Hold	Hold	NC	
17	PSHN	IF (cond) THEN PUSH, NESTED	PC + 1	PC + 1	Load SREG	NC	PC + 1	Hold	Hold	NC	
18	FORK	IF (cond) THEN GOTO PL (data) ELSE GOTO (SREG)	PL	Hold	Hold	Reset	SREG	Hold	Hold	NC	1
19	GOTOPL	IF (cond) THEN GOTO PL (data)	PL	Hold	Hold	Reset	PC + 1	Hold	Hold	NC	1
1A	WAIT	IF (cond) THEN GOTO PL (data) ELSE WAIT	PL	Hold	Hold	Reset	PC	Hold	Hold	NC	1
1C	CALPL	IF (cond) THEN CALL PL (data)	PL	PC + 1	Hold	Reset	PC + 1	Hold	Hold	NC	1
1D	CALPLN	IF (cond) THEN CALL PL (data), NESTED	PL	PC + 1	Load SREG	Reset	PC + 1	Hold	Hold	NC	1
1E	CALTM	IF (cond) THEN CALL TM (data)	TM	PC + 1	Hold	Reset	PC + 1	Hold	Hold	NC	1
1F	CALTMN	IF (cond) THEN CALL TM (data), NESTED	TM	PC + 1	Load SREG	Reset	PC + 1	Hold	Hold	NC	1

## INSTRUCTIONS DEPENDENT ON CREG

Opcode	Mnemonic	Assembler Statement	CREG = 0				CREG ≠ 0				Notes
			PC MUX	STACK	CREG	EQ FLAG	PC MUX	STACK	CREG	EQ FLAG	
08	LPPL	WHILE (CREG < > 0) LOOP TO PL (data)	PC + 1	Hold	Hold	NC	PL	Hold	DEC	Reset	2
0A	LPPLN	WHILE (CREG < > 0) LOOP TO PL (data), ELSE NEST	PC + 1	Hold	Load SREG	NC	PL	Hold	DEC	Reset	2
0B	GOTOPLZ	IF (CREG = 0) THEN GOTO PL (data)	PL	Hold	Hold	Reset	PC + 1	Hold	Hold	NC	3
0C	DECPL	WHILE (CREG < > 0) WAIT ELSE LOAD PL (data)	PC + 1	Hold	Load PL	NC	PC	Hold	DEC	NC	
0E	DECTM	WHILE (CREG < > 0) WAIT ELSE LOAD TM (data)	PC + 1	Hold	Load TM	NC	PC	Hold	DEC	NC	

## INSTRUCTIONS DEPENDENT ON TEST CONDITION AND CREG VALUE

Opcode	Mnemonic	Assembler Statement	CREG Content	Condition Pass				Condition Fail				Notes
				PC MUX	STACK	CREG	EQ FLAG	PC MUX	STACK	CREG	EQ FLAG	
1B	DECGOPL	IF (cond) THEN GOTO PL (data) ELSE WHILE (CREG < > 0) WAIT	≠ 0	PL	Hold	Hold	Reset	PC	Hold	DEC	NC	1
			= 0	PL	Hold	Hold	Reset	PC + 1	Hold	Hold	NC	

## UNCONDITIONAL INSTRUCTIONS

Opcode	Mnemonic	Assembler Statement	PC MUX	STACK	CREG	EQ FLAG	Notes
0D	CONT	CONTINUE	PC + 1	Hold	Hold	NC	
10-13 (Binary 100XX)	CMP	CMP TM (data) TO PL (data)	PC + 1	Hold	Hold	Set	4

Key: PC = Program Counter  
 SREG = Stack Register  
 CREG = Counter Register  
 PL = Pipeline (data) Field  
 TM = Test Inputs Masked by PL (data) Field  
 DEC = Decrement  
 NC = No Change

- Notes: 1. If COND = EQ and condition PASSES, reset EQ flag.  
 2. If COND = EQ and CREG ≠ 0, reset EQ flag.  
 3. If COND = EQ and CREG = 0, reset EQ flag.  
 4. Set EQ flag if CONST field = T\*M.

## PROGRAMMING

The Am29PL131 FPC is programmed and verified using a simple algorithm that is almost identical to that used for AMD's Programmable Array Logic family. The internal programmable array of the Am29PL131 is organized as a 64-word by 28-bit PROM. The fuse to be programmed is selected by its address (1 of 64), the byte at that address (1 of 4), and the bit in the byte (1 of 8, 1 of 4 for byte 3). Control of programming and verifying is accomplished by applying a simple sequence of voltages on two control pins (CLK and CC).

The fuse address is selected using a full decode of the T[5 : 0] inputs, where T[5] is the MSB and T[0] the LSB. The 1-of-4 byte addressing is done on the P[9] (MSB) and P[8] (LSB) outputs. The bit selection is done one output at a time by applying the programming voltage ( $V_{OP}$ ) to the respective output pin P[7:0]. A graphic representation of the fuse array organization for programming, with fuse numbering compatible to the JEDEC standard programmable logic transfer format, is shown in Figure 2.


The complete program and verify cycle timing is shown in the programming waveform. A programming sequence is initiated by raising the CLK pin to  $V_{HH}$ . This places the device in the program mode and disables the output pins so that they may be used as fuse addressing inputs. The next step is to address the fuse to be blown as previously stated. Note that bit

selection, with  $V_{OP}$ , should follow address and byte selection. Raising the CC pin to  $V_{HH}$  initiates programming and lowering  $V_{OP}$  terminates programming. Lowering the CLK pin to a TTL LOW level places the device in the fuse verification mode by enabling the programming outputs, P[7 : 0]. Following a clock pulse, the fuse may be verified on the same output that the bit selection was performed. Using this scheme, fuses can be verified in parallel as a byte if desired. The verification mode is terminated by lowering the CC pin back to a normal TTL level.

### Programming Yield

AMD programmable logic devices have been designed to ensure extremely high programming yields (> 98%). To help ensure that a part was correctly programmed once the programming sequence is completed, the entire fuse array should be reverified at both LOW and HIGH  $V_{CC}$  ( $V_{CCL}$  and  $V_{CCH}$ ). Reverification can be accomplished in a verification-only mode (CC at  $V_{HH}$ ) by reading the outputs in parallel. This verification cycle checks that the array fuses have been blown correctly and can be sensed under varying conditions by the outputs.

AMD programmable logic devices contain extra fuses and circuitry so that before shipping it can be verified that all PROM fuses can be programmed. Additional circuitry is included for pre-shipment testing of the logic portion of the device. These added features assure high programming yields and correct logic operation.



BD007561

JEDEC FUSE NUMBER = 28 (FUSE ADDRESS) + 8 (2 - BYTE) + (7 - BIT) + 4 FOR BYTE 0 - 2  
 = 28 (FUSE ADDRESS) + (3 - BIT) FOR BYTE 3, BIT 0 - 3 ONLY

Byte Select		
Byte	P[9]	P[8]
0	H	L
1	H	H
2	L	L
3	L	H

Bit Select for Byte 0-2									Bit Select for Byte 3								
Bit	P[7]	P[6]	P[5]	P[4]	P[3]	P[2]	P[1]	P[0]	Bit	P[7]	P[6]	P[5]	P[4]	P[3]	P[2]	P[1]	P[0]
0	L	L	L	L	L	L	L	H	0	L	L	L	L	L	L	L	H
1	L	L	L	L	L	L	H	L	1	L	L	L	L	L	L	H	L
2	L	L	L	L	L	H	L	L	2	L	L	L	L	L	H	L	L
3	L	L	L	L	H	L	L	L	3	L	L	L	L	H	L	L	L
4	L	L	L	H	L	L	L	L									
5	L	L	H	L	L	L	L	L									
6	L	H	L	L	L	L	L	L									
7	H	L	L	L	L	L	L	L									

Column Decode				
0	C0	C8	C16	C24
1	C1	C9	C17	C25
2	C2	C10	C18	C26
3	C3	C11	C19	C27
4	C4	C12	C20	
5	C5	C13	C21	
6	C6	C14	C22	
7	C7	C15	C23	


Figure 2. Programming Configuration

Fuse Address Decode

Fuse Address	T[5]	T[4]	T[3]	T[2]	T[1]	T[0]
0	L	L	L	L	L	L
1	L	L	L	L	L	H
2	L	L	L	L	H	L
3	L	L	L	L	H	H
4	L	L	L	L	H	L
5	L	L	L	L	H	H
6	L	L	L	L	H	H
7	L	L	L	L	H	H
8	L	L	L	H	L	L
9	L	L	L	H	L	L
10	L	L	L	H	L	L
11	L	L	L	H	L	L
12	L	L	L	H	L	L
13	L	L	L	H	L	L
14	L	L	L	H	H	L
15	L	L	L	H	H	L
16	L	L	L	H	H	L
17	L	L	L	H	H	L
18	L	L	L	H	H	L
19	L	L	L	H	H	L
20	L	L	L	H	L	L
21	L	L	L	H	L	L
22	L	L	L	H	H	L
23	L	L	L	H	H	L
24	L	L	L	H	L	L
25	L	L	L	H	L	L
26	L	L	L	H	L	L
27	L	L	L	H	L	L
28	L	L	L	H	L	L
29	L	L	L	H	L	L
30	L	L	L	H	L	L
31	L	L	L	H	L	L
32	H	L	L	L	L	L
33	H	L	L	L	L	L
34	H	L	L	L	L	L
35	H	L	L	L	L	L
36	H	L	L	L	H	L
37	H	L	L	L	H	L
38	H	L	L	L	H	L
39	H	L	L	L	H	L
40	H	L	L	H	L	L
41	H	L	L	H	L	L
42	H	L	L	H	L	L
43	H	L	L	H	L	L
44	H	L	L	H	L	L
45	H	L	L	H	L	L
46	H	L	L	H	L	L
47	H	L	L	H	L	L
48	H	H	L	L	L	L
49	H	H	L	L	L	L
50	H	H	L	L	L	L
51	H	H	L	L	L	L
52	H	H	L	L	L	L
53	H	H	L	L	L	L
54	H	H	L	L	L	L
55	H	H	L	L	L	L
56	H	H	L	L	L	L
57	H	H	L	L	L	L
58	H	H	L	L	L	L
59	H	H	L	L	L	L
60	H	H	L	L	L	L
61	H	H	L	L	L	L
62	H	H	L	L	L	L
63	H	H	L	L	L	L

# PROGRAMMING PARAMETERS $T_A = 25^\circ\text{C}$

Parameter Symbol	Parameter Description	Min.	Typ.	Max.	Unit	
V <sub>HH</sub>	Control Pin Extra-HIGH Level	CC @ 5 – 10 mA	15.5	16	16.5	V
		CLK @ 5 – 10 mA	15.5	16	16.5	
V <sub>OP</sub>	Program Voltage, P[7:0] @ 15 – 200 mA	19.5	20	20.5	V	
V <sub>IHP</sub>	Input HIGH Level During Programming and Verify	2.4	5	5.5	V	
V <sub>ILP</sub>	Input LOW Level During Programming and Verify	0.0	0.3	0.5	V	
V <sub>CCP</sub>	V <sub>CC</sub> During Programming @ I <sub>CC</sub> = 425 mA	5	5.2	5.5	V	
V <sub>CCL</sub>	V <sub>CC</sub> During First Pass Verification @ I <sub>CC</sub> = 425 mA	4.5	4.7	5.0	V	
V <sub>CCH</sub>	V <sub>CC</sub> During Second Pass Verification @ I <sub>CC</sub> = 485 mA	5.4	5.7	6.0	V	
V <sub>Blown</sub>	Successful Blown Fuse Sense Level @ Output		0.3	0.5	V	
dV <sub>OP</sub> /dt	Rate of Output Voltage Change	20		250	V/μs	
dV <sub>FE</sub> /dt	Rate of Fusing Enable Voltage Change (CC Rising Edge)	100		1000	V/μs	
t <sub>p</sub>	Fusing Time, First Attempt	40	50	100	μs	
	Subsequent Attempts	4	5	10	ms	
t <sub>D</sub>	Delays Between Various Level Changes	100	200		ns	
t <sub>v</sub>	Period During which Output is Sensed for V <sub>Blown</sub> Level	500			ns	
V <sub>ONP</sub>	Pull-Up Voltage on Outputs Not Being Programmed	V <sub>CCP</sub> - 0.3	V <sub>CCP</sub>	V <sub>CCP</sub> + 0.3	V	
R	Pull-Up Resistor on Outputs Not Being Programmed	1.9	2	2.1	kΩ	
dV <sub>CLK</sub> /dt	Rate of CLK Voltage Change (PROG)	40	50	250	V/μs	
	Rate of CLK Voltage Change (VERIFY)	250	300	1000		



WF020836

Programming Waveforms

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature .....	-65 to +150°C
(Ambient) Temperature Under Bias .....	-55 to +125°C
Supply Voltage to Ground Potential (Pin 19 to Pin 6 and Pin 17)	
Continuous .....	-0.5 V to +7.0 V
DC Voltage Applied to Outputs (Except During Programming) .....	-0.5 V to +V <sub>CC</sub> Max.
DC Voltage Applied to Outputs During Programming .....	21 V
DC Output Current, Into Outputs During Programming (Max Duration of 1 s) .....	200 mA
DC Input Voltage .....	-0.5 V to +5.5 V
DC Input Current .....	-30 mA to +5.0 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices	
Ambient Temperature (T <sub>A</sub> ) .....	0 to +70°C
Supply Voltage (V <sub>CC</sub> ) .....	+4.75 to +5.25 V
Military* (M) Devices	
Case Temperature (T <sub>C</sub> ) .....	-55 to +125°C
Supply Voltage (V <sub>CC</sub> ) .....	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

\*Military Product 100% tested at T<sub>C</sub> = +25°C, +125°C, and -55°C.

**DC CHARACTERISTICS** over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Test Conditions		Min.	Max.	Unit	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	COM'L MIL	I <sub>OH</sub> = -3.0 mA I <sub>OH</sub> = -1.0 mA	2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>	COM'L MIL	I <sub>OL</sub> = 16 mA I <sub>OL</sub> = 12 mA		0.50	V
V <sub>IH</sub> (Note 1)	Input HIGH Level	Guaranteed Input Logical HIGH Voltage for All Inputs			2.0		V
V <sub>IL</sub> (Note 1)	Input LOW Level	Guaranteed Input Logical LOW Voltage for All Inputs				0.8	V
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0.5 V	CLK All Other Inputs			-2.0 -0.50	mA
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 2.4 V	CLK All Other Inputs			150 25	μA
I <sub>I</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 5.5 V				1.0	mA
I <sub>SC</sub>	Output Short-Circuit Current	V <sub>CC</sub> = Max + 0.5 V V <sub>OUT</sub> = 0.5 V (Note 2)			-20	-80	mA
I <sub>CC</sub>	Power Supply Current	V <sub>CC</sub> = Max.	COM'L	T <sub>A</sub> = 0 to +70°C		330	mA
				T <sub>A</sub> = +70°C		290	
			MIL	T <sub>C</sub> = -55 to +125°C		360	
				T <sub>C</sub> = +125°C		310	
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min, I <sub>IN</sub> = -18 mA				-1.2	V
I <sub>OZH</sub>	Output Leakage Current (Note 3)	V <sub>CC</sub> = Max., V <sub>IL</sub> = 0.8 V V <sub>IH</sub> = 2.0 V		V <sub>O</sub> = 2.4 V		100	μA
I <sub>OZL</sub>				V <sub>O</sub> = 0.5 V		-550	

- Notes:**
- These are absolute values with respect to device ground; and all overshoots due to system or tester noise are included.
  - Not more than one output should be tested at a time. Duration of the short-circuit test should not exceed one second. V<sub>OUT</sub> = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.
  - I/O pin leakage is the worst-case of I<sub>OZX</sub> or I<sub>IX</sub> (where X = H or L).




**SWITCHING CHARACTERISTICS** over operating range unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

No.	Parameter Symbol	Parameter Description	Test Conditions	COM'L		MIL		Unit
				Min.	Max.	Min.	Max.	
1	t <sub>PD</sub>	CLK to P[11:0]	See Test Output Load Conditions		20		25	ns
2	t <sub>S</sub>	T[5:0] to CLK		15		20		ns
3		CC to CLK		15		20		ns
4		RESET to CLK		30		35		ns
5	t <sub>H</sub>	T[5:0] to CLK		0		0		ns
6		CC to CLK		0		0		ns
7		RESET to CLK		3		3		ns
8	t <sub>PZX</sub>	CLK to P[15:8] Enable			30		35	ns
9	t <sub>pxZ</sub>	CLK to P[15:8] Disable			30		35	ns
10	t <sub>PW</sub>	CLK Pulse Width (HIGH and LOW)		25		30		ns
11	t <sub>P</sub>	CLK Period (Note 1)		66.7		72		ns


**Notes:** 1. These parameters are measured indirectly on unprogrammed devices. They are determined as follows:  
a. Measure delay from input CLK to PROM address out in test mode. This will measure the delay through the sequence logic.  
b. Measure setup time from T[5:0] input through PROM test columns to pipeline register in verify test column mode. This will measure the delay through the PROM and register setup.  
c. Measure delay from T[5:0] input to PROM address out in verify test column mode. This will measure the delay through the logic and P[11:0] outputs.  
To calculate the desired parameter measurement, the following formula is used:  
Measurement (a) + Measurement (b) - Measurement (c)  
CLK PERIOD:  
CLK (a) + (b) - (c) = CLK PERIOD  
RESET to CLK Setup time:  
RESET (a) + (b) - (c) = RESET to CLK Setup time

**SWITCHING TEST CIRCUITS**



TCR01330

**A. Three-State Outputs**




TCR01340

**B. Normal Outputs**

- Notes:** 1. CL = 50 pF includes scope probe, wiring, and stray capacitances without device in test fixture.  
2. S<sub>1</sub>, S<sub>2</sub>, and S<sub>3</sub> are closed during function tests and all AC tests except output enable tests.  
3. S<sub>1</sub> and S<sub>3</sub> are closed while S<sub>2</sub> is open for t<sub>pZH</sub> test.  
4. C<sub>L</sub> = 5.0 pF for output disable tests.


## SWITCHING TEST WAVEFORMS



WFR02971


### Setup, Hold, and Release Times

- Notes: 1. Diagram shown for HIGH data only. Output transition may be opposite sense.  
 2. Cross-hatched area is don't care condition.



WFR02980

### Propagation Delay



WFR02791

### Pulse Width

Test	V <sub>x</sub>	Output Waveform -- Measurement Level
All t <sub>PD</sub> s	5.0V	
t <sub>PHZ</sub>	0.0V	
t <sub>PLZ</sub>	5.0V	
t <sub>PZH</sub>	0.0V	
t <sub>PZL</sub>	5.0V	

WFR02680

### Enable and Disable Times

- Notes: 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.  
 2. S<sub>1</sub>, S<sub>2</sub>, and S<sub>3</sub> of Load Circuit are closed except where shown.

Note: Pulse generator for all pulses: Rate ≤ 1.0 MHz; Z<sub>0</sub> = 50 Ω; t<sub>r</sub> ≤ 2.5 ns.

## Test Philosophy and Methods

The following points give the general philosophy that we apply to tests that must be properly engineered if they are to be implemented in an automatic environment. The specifics of what philosophies applied to which test are shown.

1. Ensure the part is adequately decoupled at the test head. Large changes in supply current when the device switches may cause function failures due to  $V_{CC}$  changes.
2. Do not leave inputs floating during any tests, as they may oscillate at high frequency.
3. Do not attempt to perform threshold tests at high speed. Following an input transition, ground current may change by as much as 400 mA in 5–8 ns. Inductance in the ground cable may allow the ground pin at the device to rise by hundreds of millivolts momentarily.
4. Use extreme care in defining input levels for AC tests. Many inputs may be changed at once, so there will be significant noise at the device pins that may not actually reach  $V_{IL}$  or  $V_{IH}$  until the noise has settled. AMD recommends using  $V_{IL} \leq 0$  V and  $V_{IH} \geq 3$  V for AC tests.
5. To simplify failure analysis, programs should be designed to perform DC, Function, and AC tests as three distinct groups of tests.
6. Capacitive Loading for AC Testing

Automatic testers and their associated hardware have stray capacitance that varies from one type of tester to another, but is generally around 50 pF. This makes it impossible to make direct measurements of parameters that call for a smaller capacitive load than the associated stray capacitance. Typical examples of this are the so-called "float delays," which measure the propagation delays into and out of the high-impedance state and are usually specified at a load capacitance of 5.0 pF. In these cases, the test is performed at the higher load capacitance (typically 50 pF), and engineering correlations based on data taken with a bench setup are used to predict the result at the lower capacitance.

Similarly, a product may be specified at more than one capacitive load. Since the typical automatic tester is not capable of switching loads in mid-test, it is impossible to make measurements at both capacitances even though they may both be greater than the stray capacitance. In these cases, a measurement is made at one of the two

capacitances. The result at the other capacitance is predicted from engineering correlations based on data taken with a bench setup and the knowledge that certain DC measurements ( $I_{OH}$ ,  $I_{OL}$ , for example) have already been taken and are within specification. In some cases, special DC tests are performed in order to facilitate this correlation.

### 7. Threshold Testing

The noise associated with automatic testing, the long inductive cables, and the high gain of bipolar devices when in the vicinity of the actual device threshold, frequently give rise to oscillations when testing high-speed circuits. These oscillations are not indicative of a reject device, but instead, of an overtaxed test system. To minimize this problem, thresholds are tested at least once for each input pin. Thereafter, "hard" HIGH and LOW levels are used for other tests. Generally this means that function and AC testing are performed at "hard" input levels rather than at  $V_{IL}$  Max. and  $V_{IH}$  Min.

### 8. AC Testing

Occasionally parameters are specified that cannot be measured directly on automatic testers because of tester limitations. Data input hold times often fall into this category. In these cases, the parameter in question is guaranteed by correlating these tests with other AC tests that have been performed. These correlations are arrived at by the cognizant engineer using data from precise bench measurements in conjunction with the knowledge that certain DC parameters have already been measured and are within specification.

In some cases, certain AC tests are redundant since they can be shown to be predicted by other tests that have already been performed. In these cases, the redundant tests are not performed.

### 9. Output Short-Circuit Testing


When performing  $I_{OS}$  tests on devices containing RAM or registers, great care must be taken that undershoot caused by grounding the HIGH-state output does not trigger parasitic elements which in turn cause the device to change state. To avoid this effect, it is common to make the measurement at a voltage ( $V_{output}$ ) that is slightly above ground. The  $V_{CC}$  is raised by the same amount so that the result (as confirmed by Ohm's law and precise bench testing) is identical to the  $V_O = 0$ ,  $V_{CC} = \text{Max.}$ , case.

# SWITCHING WAVEFORMS

## KEY TO SWITCHING WAVEFORMS


WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE; ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010



WF025471


# INPUT/OUTPUT CIRCUIT DIAGRAMS



ALL  
INPUTS  
R = 16KΩ

ICR00533

$C_O \cong 5.0$  pF, all inputs




ICR00524

$C_O \cong 5.0$  pF, all outputs


NOTE: Actual current flow direction shown.

# PHYSICAL DIMENSIONS\*

## CD3024



\*For reference only.



## ADVANCED MICRO DEVICES' NORTH AMERICAN SALES OFFICES

ALABAMA	(205) 882-9122	KANSAS	(913) 451-3115
ARIZONA	(602) 242-4400	MARYLAND	(301) 796-9310
CALIFORNIA,		MASSACHUSETTS	(617) 273-3970
Culver City	(213) 645-1524	MINNESOTA	(612) 938-0001
Newport Beach	(714) 752-6262	MISSOURI	(913) 451-3115
San Diego	(619) 560-7030	NEW JERSEY	(201) 299-0002
San Jose	(408) 249-7766	NEW YORK,	
Santa Clara	(408) 727-3270	Liverpool	(315) 457-5400
Woodland Hills	(818) 992-4155	Poughkeepsie	(914) 471-8180
CANADA, Ontario,		Woodbury	(516) 364-8020
Kanata	(613) 592-0060	NORTH CAROLINA	(919) 878-8111
Willowdale	(416) 224-5193	OHIO	(614) 891-6455
COLORADO	(303) 741-2900	Columbus	(614) 891-6455
CONNECTICUT	(203) 264-7800	Dayton	(513) 439-0470
FLORIDA,		OREGON	(503) 245-0080
Clearwater	(813) 530-9971	PENNSYLVANIA,	
Ft Lauderdale	(305) 776-2001	Allentown	(215) 398-8006
Melbourne	(305) 729-0496	Willow Grove	(215) 657-3101
Orlando	(305) 859-0831	TEXAS,	
Orlando	(404) 449-7920	Austin	(512) 346-7830
GEORGIA		Dallas	(214) 934-9099
ILLINOIS,		Houston	(713) 785-9001
Chicago	(312) 773-4422	WASHINGTON	(206) 455-3600
Naperville	(312) 505-9517	WISCONSIN	(414) 792-0590
INDIANA	(317) 244-7207		

## ADVANCED MICRO DEVICES' INTERNATIONAL SALES OFFICES

BELGIUM,		KOREA, Seoul	TEL	82-2-784-7598
Bruxelles	TEL		FAX	82-2-784-8014
	FAX			
	TLX			
FRANCE,		LATIN AMERICA,		
Paris	TEL	Ft. Lauderdale	TEL	(305) 484-8600
	FAX		FAX	(305) 485-9736
	TLX		TLX	5109554261 AMDFTL
WEST GERMANY,		NORWAY,		
Hannover area	TEL	Hovik	TEL	(02) 537810
	FAX		FAX	(02) 591959
	TLX		TLX	79079
München	TEL	SINGAPORE	TEL	65-2257544
	FAX		FAX	2246113
	TLX		TLX	RS55650 MMI RS
Stuttgart	TEL	SWEDEN, Stockholm	TEL	(08) 733 03 50
	FAX		FAX	(08) 733 22 85
	TLX		TLX	11602
HONG KONG,		TAIWAN	TLX	886-2-7122066
Kowloon	TEL		FAX	886-2-7122017
	FAX	UNITED KINGDOM,		
	TLX	Manchester area	TEL	(0925) 828008
ITALY, Milano	TEL		FAX	(0925) 827693
	FAX		TLX	628524
	TLX	London area	TEL	(04862) 22121
JAPAN,			FAX	(0483) 756196
Kanagawa	TEL		TLX	859103
	FAX			
Tokyo	TEL			
	FAX			
	TLX			
Osaka	TEL			
	FAX			

## NORTH AMERICAN REPRESENTATIVES

CALIFORNIA		KENTUCKY	
I <sup>2</sup> INC	OEM (408) 988-3400	ELECTRONIC MARKETING	
	DISTI (408) 498-6868	CONSULTANTS, INC.	(317) 253-1668
CANADA		MICHIGAN	
Burnaby, B.C.		SAI MARKETING CORP	(313) 750-1922
DAVETEK MARKETING	(604) 430-3680	MISSOURI	
Calgary, Alberta		LORENZ SALES	(314) 997-4558
VITEL ELECTRONICS	(403) 278-5833	NEBRASKA	
Kanata, Ontario		LORENZ SALES	(402) 475-4660
VITEL ELECTRONICS	(613) 592-0090	NEW MEXICO	
Mississauga, Ontario		THORSON DESERT STATES	(505) 293-8555
VITAL ELECTRONICS	(416) 676-9720	NEW YORK	
Quebec		NYCOM, INC	(315) 437-8343
VITEL ELECTRONICS	(514) 636-5951	OHIO	
IDAHO		Centerville	
INTERMOUNTAIN TECH MKGT	(208) 888-6071	DOLFUSS ROOT & CO	(513) 433-6776
INDIANA		Columbus	
ELECTRONIC MARKETING		DOLFUSS ROOT & CO	(614) 885-4844
CONSULTANTS, INC.	(317) 253-1668	Strongsville	
IOWA		DOLFUSS ROOT & CO	(216) 238-0300
LORENZ SALES	(319) 377-4666	PENNSYLVANIA	
KANSAS		DOLFUSS ROOT & CO	(412) 221-4420
LORENZ SALES	(913) 384-6556	UTAH	
		R <sup>2</sup> MARKETING	(801) 595-0631

Advanced Micro Devices reserves the right to make changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific tests, guard banding, design and other practices common to the industry. For specific testing details, contact your local AMD sales representative. The company assumes no responsibility for the use of any circuits described herein.