- All
- Enhanced
- Extended
- Regular
- 12 bits
- 14 bits
- 16 bits
- by RAM size
- by ROM size
- by EEPROM size

- Features
- Configuration Bits
- RAM map
- SFR map

PIC16C770
CONFIG (address:0x2007, mask:0xFFFF)
FOSC -- Oscillator selection bits
| FOSC = LP | 0x3FF8 | LP oscillator. |
| FOSC = XT | 0x3FF9 | XT oscillator. |
| FOSC = HS | 0x3FFA | HS oscillator. |
| FOSC = EXTCLK | 0x3FFB | EC I/O. |
| FOSC = INTRCIO | 0x3FFC | INTRC, OSC2 is I/O. |
| FOSC = INTRCCLK | 0x3FFD | INTRC, clockout on OSC2. |
| FOSC = ER_NOCLKOUT | 0x3FFE | ER I/O. |
| FOSC = ER_CLKOUT | 0x3FFF | ER CLKOUT. |
WDTE -- Watchdog Timer Enable bit
| WDTE = OFF | 0x3FF7 | WDT disabled. |
| WDTE = ON | 0x3FFF | WDT enabled. |
PWRTE -- Power-up Timer Enable bit
| PWRTE = ON | 0x3FEF | PWRT enabled. |
| PWRTE = OFF | 0x3FFF | PWRT disabled. |
MCLRE -- Master Clear Enable
| MCLRE = OFF | 0x3FDF | Internal. |
| MCLRE = ON | 0x3FFF | External. |
BOREN -- Brown-out Reset Enable bit
| BOREN = OFF | 0x3FBF | BOR disabled. |
| BOREN = ON | 0x3FFF | BOR enabled. |
CP -- Code Protecton bit
| CP = ALL | 0x0CFF | All memory is code protected. |
| CP = OFF | 0x3FFF | Code protection off. |
BODENV -- Brown Out Voltage
| BODENV = 45 | 0x33FF | VBOR set to 4.5V. |
| BODENV = 42 | 0x37FF | VBOR set to 4.2V. |
| BODENV = 27 | 0x3BFF | VBOR set to 2.7V. |
| BODENV = 25 | 0x3FFF | VBOR set to 2.5V. |

This page generated automatically by the device-help.pl program (2012-12-22 23:50:58 UTC) from the 8bit_device.info file (rev: 1.10) of mpasmx and from the gputils source package (rev: svn 918). The mpasmx is included in the MPLAB X.