- All
- Enhanced
- Extended
- Regular
- 12 bits
- 14 bits
- 16 bits
- by RAM size
- by ROM size
- by EEPROM size

- Features
- Configuration Bits
- RAM map
- SFR map

PIC12F683
CONFIG (address:0x2007, mask:0xFFFF)
FOSC -- Oscillator Selection bits
| FOSC = LP | 0x3FF8 | LP oscillator: Low-power crystal on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN. |
| FOSC = XT | 0x3FF9 | XT oscillator: Crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKINT. |
| FOSC = HS | 0x3FFA | HS oscillator: High-speed crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN. |
| FOSC = EC | 0x3FFB | EC: I/O function on RA4/OSC2/CLKOUT pin, CLKIN on RA5/OSC1/CLKIN. |
| FOSC = INTOSCIO | 0x3FFC | INTOSCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN. |
| FOSC = INTOSCCLK | 0x3FFD | INTOSC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN. |
| FOSC = EXTRCIO | 0x3FFE | EXTRCIO oscillator: External RC on RA5/OSC1/CLKIN, I/O function on RA4/OSC2/CLKOUT pin. |
| FOSC = EXTRCCLK | 0x3FFF | EXTRC oscillator: External RC on RA5/OSC1/CLKIN, CLKOUT function on RA4/OSC2/CLKOUT pin. |
WDTE -- Watchdog Timer Enable bit
| WDTE = OFF | 0x3FF7 | WDT disabled. |
| WDTE = ON | 0x3FFF | WDT enabled. |
PWRTE -- Power-up Timer Enable bit
| PWRTE = ON | 0x3FEF | PWRT enabled. |
| PWRTE = OFF | 0x3FFF | PWRT disabled. |
MCLRE -- MCLR Pin Function Select bit
| MCLRE = OFF | 0x3FDF | MCLR pin function is digital input, MCLR internally tied to VDD. |
| MCLRE = ON | 0x3FFF | MCLR pin function is MCLR. |
CP -- Code Protection bit
| CP = ON | 0x3FBF | Program memory code protection is enabled. |
| CP = OFF | 0x3FFF | Program memory code protection is disabled. |
CPD -- Data Code Protection bit
| CPD = ON | 0x3F7F | Data memory code protection is enabled. |
| CPD = OFF | 0x3FFF | Data memory code protection is disabled. |
BOREN -- Brown Out Detect
| BOREN = OFF | 0x3CFF | BOR disabled. |
| BOREN = SBODEN | 0x3DFF | BOR controlled by SBOREN bit of the PCON register. |
| BOREN = NSLEEP | 0x3EFF | BOR enabled during operation and disabled in Sleep. |
| BOREN = ON | 0x3FFF | BOR enabled. |
IESO -- Internal External Switchover bit
| IESO = OFF | 0x3BFF | Internal External Switchover mode is disabled. |
| IESO = ON | 0x3FFF | Internal External Switchover mode is enabled. |
FCMEN -- Fail-Safe Clock Monitor Enabled bit
| FCMEN = OFF | 0x37FF | Fail-Safe Clock Monitor is disabled. |
| FCMEN = ON | 0x3FFF | Fail-Safe Clock Monitor is enabled. |

This page generated automatically by the device-help.pl program (2012-12-22 23:50:57 UTC) from the 8bit_device.info file (rev: 1.10) of mpasmx and from the gputils source package (rev: svn 918). The mpasmx is included in the MPLAB X.